A DSP-based self-adaptive proportional-integral (PI) controller to control a DC-DC converter is proposed in this paper. Full-bridge topology is adopted here to obtain higher power output capability and higher conversion efficiency. The converter adopts zero-voltage-switching (ZVS) technique to reduce conduction losses. A parallel secondary active clamp circuit is added to deal with voltage overshoot and ringing effect on transformer's secondary side. A self-adaptive PI controller is proposed to replace the traditional PI controller. Moreover, the designed converter adopts a constant-current and constant-voltage (CC-CV) output control strategy. The secondary active clamp mechanism is discussed in detail. The effectiveness of the proposed converter was experimentally verified by an IGBT-based 10kW prototype.
I. INTRODUCTION
Nowadays, clean and renewable energies including fuel cell, wind energy, photovoltaic etc, have been widely applied to achieve environment-friendly objectives. Converters play key roles in the energy transformation [1] .
As is known, a full-bridge converter can possess higher power density by increasing the carrier frequency of power transistors. However, the energy conversion efficiency is reduced due to the switching loss of higher switching frequency, worsening the thermal and electromagnetic interference effects. In order to solve these problems, the phase-shift full-bridge (PSFB) converter with ZVS is proposed here. Some of the prominent features of this topology include high efficiency, high power density, and easy to achieve ZVS [2] . ZVS for all switches can be obtained by utilizing the transformer's leakage inductance and intrinsic capacitance of switches without any additional circuitry [3, 4] . In high power level applications, for example higher than 5 kW, insulated gate bipolar transistor (IGBT) devices are usually preferred and predominantly used as power switches [5, 6] .
DC-DC converter usually utilizes rectifiers at the output side. However, rectifiers having relatively long recovery time will produce voltage spikes. Parasitic capacitance of rectifiers will resonate with transformer's leakage inductance and causing high frequency oscillation on transformer's secondary side [3] .
There have been some attempts to overcome the aforementioned drawbacks. A resistance-capacitor-diode snubber circuit is proposed and it works well by limiting the peak value of rectifier voltage oscillation [7, 8] . But power loss in the snubber resistance degrades the system efficiency when the output power increases.
Converter proposed in [2] employs an asymmetric auxiliary circuit to provide the reactive current for the full-bridge semiconductor switches, which guarantees ZVS at turn-on time. Although the control scheme is able to determine the optimum value of the reactive current injected by the auxiliary circuit, extra conduction losses in the power MOSFETs as well as in the auxiliary circuit can not be eliminated.
Paper [9] and [10] add auxiliary passive networks into the traditional converter and all the primary switches can achieve ZVS in the entire load range. Furthermore, the parasitic oscillation of the rectifier voltage is lower because the leakage inductance can be designed to be rather small. However, it is a passive method not a fundamental solution of the oscillation between leakage inductance and parasitic capacitance of the rectifier.
Besides there have been some improvements in the control strategy of the converter. Converter in paper [11] adopts a constant-current and constant-voltage (CC-CV) charging strategy to charge lithium-ion battery packs. To improve the transient of voltage regulation during load variation, a Probabilistic Fuzzy Neural Network (PFNN) controller is proposed to replace the traditional PI controller and have the ability of online learning algorithms.
A novel ZVS PSFB PWM converter is proposed here. In order to reduced voltage oscillation and duty cycle loss on transformer's secondary-side, a secondary active clamp circuit is added in the topology. The active clamp circuit consists of an IGBT, a capacitor and a diode. The voltage stress of switches on primary side is reduced and ringing effect of rectifier switches is restrained [12] . The PSFB realizes ZVS for the leading legs over a wide load range. The converter uses a digital signal processor (DSP) as control core. The digital control core adopts a self adaptive PI control strategy, which provides good control performance even in harsh conditions and is simple compared to that in paper [11] . In addition, the implementation of AD sampling and fault protection are also incorporated into the DSP [13, 14] . Experimental results are presented to verify the validity and strong points of the proposed converter.
II. OPERATION ANALYSIS OF THE CONVERTER AND ITS DIGITAL FULFILLMENT
The main topology of PSFB converter with secondary active clamp is shown in Fig.1 . There is a DC blocking capacitor C AB in the transformer's primary side and it is not sketched here. The converter is constructed using a full-bridge converter, a high frequency transformer T 1 , and a LC low-pass filter. The switches Q 1 -Q 4 are working switches in the full bridge. The diodes D 1 -D 4 serve as a rectifier. The output power is controlled by adjusting the phase-shift angle φ. In steady state, the relation between input voltage V in and output voltage V o can be represented by the following equation
Where n tr =Ns/Np is the transformer turns ratio, Np is the transformer primary turns, and Ns is the transformer secondary turns. Phase-shift full-bridge operation analyses
One working cycle of the PSFB converter can be divided into 12 operation modes (t 0~t 12 ) . It is enough to analyze the first 6 operation modes since the following 7-12 modes are similar to the preceding 6 modes. The corresponding theoretical waveforms are depicted in Fig.2 . 
2) Mode 2 (t1-t2) S 1 turns off at t 1 and current I p flows through C s1 (the parallel buffer capacitor of Q 1 ). C s2 discharges when V ab gradually decreases. Both sides of the transformer are still coupled. The secondary inductor is large, therefore I p keeps unchanged. This mode is usually known as the leading arm transition.
3) Mode 3 (t2-t3)
Intrinsic diode D s2 (Q 2 's reverse parallel diode) forward conducts and serves as a channel for I p to flow through. During this period Q 2 can zero-voltage turn on. The current I p are predicted as 
B. Ringing effect and secondary active clamp circuits operation analysis
The transformer's secondary side in typical PSFB converter is depicted in Fig.3 . The rectifier diodes have a relative long reverse recovery time and will cause voltage spikes when it is reversely cut-off. The voltage V rec on the rectifier can be seen as a step voltage. Under the action of V rec , the parasitic capacitor of rectifier diodes C p will resonate with the leakage inductance L lk , thus causing high frequency oscillation on secondary side. This phenomenon is called the ringing effect [15, 16] .
The oscillation frequency
The defects of voltage spike include electric stress on components, producing EMI noise and affecting inverter's output characteristic. There are four commonly used measures to restrain peak oscillation [17, 18] : 1) Connecting RC absorbing circuit and rectifier diodes in parallel. This method is easy to realize but have greater loss in superpower circuits and does not perform well. 2) Adding a clamp diode at primary side can restrain oscillation on secondary to some extent but can not eliminate oscillation. 3) Connecting a saturated inductance in series with the rectifier circuits to restrain transient change when low current flows through. It's an easy way but the main trouble is the heat trouble generated by saturated inductance. 4) Adding an active clamp circuit in parallel with the rectifier output side can efficaciously suppress peak oscillation and release the energy to loads. This needs additional control circuits.
An active clamp circuit is adopted here to reduce the voltage spike and ringing effect. The clamp capacitance C s is used to resonate with leakage inductance L lk . C s absorbs voltage in the first half of the switching cycle and releases the energy to the load in the second half. The clamp capacitance C s keeps its voltage unchanged in a cycle and its average charging and discharging current sums up to zero. The whole switching cycle can be seen in Fig.4 . It is advised to choose the clamp capacitance much larger than L lk so that the resonant period is relatively long so that the charging and discharging current can be restrained.
Working cycle of Q s (the secondary active clamp's switch) is divided into 4 operation modes. The modes are analyzed as follows. 
III. THE DIGITAL CONTROLLER DESIGN

A. Small signal circuit model of PSFB DC-DC converter
The small-signal analysis of the PSFB converter has been carefully studied in paper [11] and paper [19] . The effective duty cycle of the transformer secondary voltage is Fig.6 small-signal circuit model of PSFB DC-DC converter.
Thus we get the open-loop transfer function
Where o v is the perturbation of the output voltage. The parameters in this transfer function are listed as follows:
The designed PSFB has a phase margin 1°and bandwidth 1847 Hz.
B. Self-adaptive PI controller design
It is well known that switching DC-DC converters with parameter uncertainties and variable operating conditions are highly nonlinear systems. As a result, the conventional control method based on the averaging and linearization techniques will not provide good dynamic performance and even make system instable [20 21] .
A self-adaptive PI control strategy is proposed here. The converter can work in either CC output mode or CV output mode as shown in Fig.7 (a) . When in CV mode, to make the output voltage quickly track the command voltage, the proportional factor K p needs to vary in accordance with actual output voltage. We define
Where ΔV is the difference between expected output voltage V r and actual output voltage V o . D is defined as The integral factor K I is then defined as
Where k is an empirical coefficient and ranges from 3 to 30 according to the system's property.
When the converter works in CC mode, it is the same way to define the self adaptive PI controller. Though the proposed controller is simple and effective, it's hard to determine the empirical coefficient k which usually needs lots of experimental testing.
C. DSP based controller design
A DSP TMS320F2812 is adopted here to serve as the control core of the system. The control block consists of two self adaptive PI controllers, two limiters and a PWM generator. 
T v (s) = G c1 (s)· G vd (s)
It is the same way to analyze the current PI control loop and the transfer function T i (s) can be derived from Fig.7(c) (13) For the required phase margin and bandwidth of transfer function T v (s) and T i (s) , the compensator G c1 (s) and G c2 (s) should be carefully designed. The DSP hardware resources are distributed as shown in Fig.8 (a) . The flow charts of the main program and two ISRs , respectively, are depicted in Fig.8 
T i (s) = G c2 (s)· G vd (s) /R load
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D. Digitally fulfilled phase-shifted control
The duty ratios of four switches' driving signals are 50%. Driving signals on the same arm are complementary, having 180 degrees phase lag. There is a phase lag between the leading arm and the lagging arm. The output voltage is regulated by adjusting this phase. This is the so called phase-shifted control technique [22, 23 and 24] .
A TMS320F2812 DSP controller owns two event manager modules (EVA and EVB). T 1 from EVA and T 3 from EVB are applied to generate PWM for leading and lagging arms, respectively. T X PR is used to configure the switching period, and T X CMP register determine the duty ratios, while T X CNT denotes the counter register values and is used to configure phase-shifted angle.
The implementation steps include the following two: 1) Configure T X PR , T X CMP registers to generate two sets of PWM waves. The two PWM waves share the same switching frequency and both have 50% duty ratios. PWM1/PWM2 are for the leading arms and PWM7/PWM8 are for the lagging arms.
2) Let phase-shifted angle be α，we set T 1 CNT=0, ， T 3 CNT= T 3 PR*α/360° , so that PWM7 will lags PWM1 α degree and it is the same with PWM8 and PWM2.
E. Digital realization of secondary active clamp
T 2 from EVA module is used to create the PWM waveform for clamp switch Q s .
The details are represented as follows: 1）Configure pin T 2 CMP as output pin for clamping PWM.
Make the switching frequency of T 2 CMP two times as that of PWM1. That is to define T 2 PR =0. 
IV. DESIGN CONSIDERATIONS
A. Realization of ZVS
In order to realize ZVS in PSFB, there should be enough energy to charge and discharge the paralleling capacitance in the IGBT. The criterion for ZVS is 2 2 2 2
L is the equivalent inductance of transformer's primary side. C i is the junction capacitance of leading leg (C lead or lagging leg C lag ). C T is the parasitic capacitance of transformer's primary winding which is usually neglected.
The achievement of ZVS in lagging leg is not as easy as that in leading leg. The transformer's primary side and secondary side are coupled in the switching process as analyzed in mode 2. Inductance L o and L lk are connected in series and current I p remains approximately unchanged. The criterion for leading leg's ZVS is
Where t d(lead) is the dead time between Q 1 and Q 2 . The transformer's primary side and secondary side decouple at lagging leg's switching process. At this time only L lk resonate with C s3 and C s4. The lagging leg's ZVS will not realized if the energy stored in L lk is not enough to charge C s3 and C s4 . So the criterion for lagging leg's ZVS is
Usually equation (15) is easy to be satisfied but lagging leg's ZVS realization needs carefully design.
B.
Loss of duty cycle The duty cycle on transformer's secondary side (D s ) is smaller than that on primary side (D p ). And D loss is the duty cycle loss. 
Time t 3 , t 6 and t 36 are expressed in Fig.2 . To cope with the duty cycle loss, the saturated inductance solution is adopted here. The inductance grows to saturation when large current flows through and exit saturation when current drops [25] .
C.
Decision of Qs's delay time As shown in Fig.1 , a secondary active clamp circuit has been added to the conventional PSFB converter to restrain the voltage overshot. The driving signal of clamp switch Q s should synchronize with the rectifier's output voltage V rec . Otherwise V rec will be affected and the peak value of I p will increase. Considering that the PSFB converter with ZVS has duty cycle loss on transformer's secondary side, a t ∆ time-delay is needed to ensure that the clamp switch conducts before the arrival of V rec 's rising edge. C s has a linear charging current as shown in Fig.4 . When the charging current I c grows to zero, voltage on transformer's secondary side V rec reaches its midpoint. So we determine t ∆ meet equation (21) 
V. EXPERIMENTAL RESULTS
The digital control core is a DSP TMS320F2812. A 10kW IGBT-based prototype has been built with the parameters listed in TableⅠ. The selections of IGBTs and diodes are listed in Table Ⅱ . The prototype is shown in Fig.9 . To test the performance of the PSFB converter, a high power switching mode DC power supply, a high power resistor and a Tektronix MSO4034 oscilloscope were applied. Fig. 9 . a photo of the prototype (the converter's PCB board is the same size as a sheet of A4 paper)
A.
PSFB converter's operation properties Driving waveforms of the converter are shown in Fig.10 . The switching frequency of IGBTs is 20 kHz and that of clamp switch is 40 kHz. Fig.11 shows the voltage and current waveforms of transformer's primary side. The current I p and voltage V AB trend is the same as theoretical waveforms. effect on rectifier bridge's output side can be seen clearly in Fig.12 (a) . After adding the secondary active clamp circuit, the waveform is smooth without spikes and oscillations as shown in Fig.12 (b) . Converter's output waveforms are depicted in Fig.13 . The converter firstly goes into the soft start and after that it is controlled by the closed-loop self-adaptive PI controller. As can be seen from Fig.13 , the soft start-up lasts for 1.6 seconds and the whole start-up period is within 2 seconds with neither overshoot nor vibration. The regulatory process of conventional PI controller is about 160ms whereas that of the proposed PI controller is 97ms. The overshoot of conventional PI controller is about 25% however there is hardly any overshoot of the propose PI controller. Good performance of the proposed PI controller is verified in many experiments, with faster respond speed, effectively suppressed vibration and hardly any overshoot.
B.
The achievement of ZVS Fig.15 shows the waveforms of ZVS. Fig.15 (a) is the waveforms of the leading legs Q1 and Fig.15 (b) of the lagging leg Q3. Waveforms of Q2 resemble Q1 and are neglected here. It is the same with Q4.
As can be seen in Fig.15 , the time allowance for leading legs' zero voltage turn-on is about 500ns and zero voltage turn-offs is about 200ns. The prototype achieves ZVS for leading leg successfully which helps to reduce the switching loss and improve the converter's efficiency remarkably. The lagging leg does not achieve zero voltage turn-on because the resonant inductor L lk is small and the load is light. But it has an 800ns-time-allowance for zero voltage turn-offs. 
C. the converter's efficiency
The efficiency of the converter has been tested and sketched in Fig.16 . The input voltage U in remained 600V and the resistance load was 13Ω. The input current I in was read from the DC source and the output voltage U o was measured by a multimeter. And finally the efficiency was calculated as Fig.16 . PSFB converter's efficiency at U in =600V & R load =13Ω Fig.16 shows an up trend of efficiency before 6.5kW and a downward trend after about 8kW. The lowest efficiency is 0.86 when the output power level is 0.75kW and the highest efficiency is 0.945 when power level reaches 8.2kW. The efficiency stays above 0.92 after 3kW. There is a decline in the efficiency after 8.2kW and the main reason may be that the converter generates heat severely.
VIII. CONCLUSIONS
A digital control phase-shifted full-bridge DC/DC converter using secondary active clamp has been designed and implemented in this paper. The converter's operation modes and secondary active clamp circuit's working modes have been analyzed. The features are verified by a 10-kw IGBT based prototype. Many advantages make this converter promising for high-voltage and high-power applications. Its distinctive advantages include: 1) Simple circuit topology. 2) Achieving ZVS for leading and lagging legs without adding any lossy components. 3) Self-adaptive PI controller provides faster respond speed, effectively suppressed vibration and hardly any overshoot. There are much more to be done with this prototype such as reducing the heat produced by converter. 
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